



1/45

FIG. 1



2/45

FIG. 2



3/45

FIG. 3A






FIG. 3B




5/45

FIG. 4




6/45

FIG. 5




7/45

## PRIOR ART FIG. 6



8/45

FIG. 7





9/45

FIG. 8

164



0	Features 	Command 	C	R	R	Reserved(0) 	FIS Type(27h) 
1	Dev/Head 	Cyl High 	Cyl Low 				Sector Number 
2	Features(exp) 	Cyl High(exp) 	Cyl Low(exp) 				Sector Num(exp) 
3	Control 	Reserved(0) 	Sector Count(exp) 				Sector Count 
4	Reserved(0) 	Reserved(0) 	Reserved(0) 				Reserved(0) 

10/45

FIG. 9

166



0	Error	Status	R	I	R	Reserved(0)	FIS Type(34h)
1	Dev/Head	Cyl High	Cyl Low				Sector Number
2	Reserved(0)	Cyl High(exp)	Cyl Low(exp)				Sector Num(exp)(0)
3	Reserved(0)	Reserved(0)	Sector Count(exp)				Sector Count
4	Reserved(0)	Reserved(0)	Reserved(0)				Reserved(0)



FIG. 11






FIG. 12






15/45

FIG. 14



16/45


FIG. 15






17/45

FIG. 16A




18/45

FIG. 16B



19/45

FIG. 17



20/45

FIG. 18A




FIG. 18B




FIG. 18C





FIG. 18D



21/45

FIG. 19A

INPUT VALID  
SIGNAL



FIG. 19B

INPUT HEAD  
SIGNAL



FIG. 19C

INPUT TAIL  
SIGNAL



FIG. 19D

INPUT DATA




FIG. 19E

OUTPUT VALID  
SIGNAL



FIG. 19F

OUTPUT HEAD  
SIGNAL




FIG. 19G

OUTPUT TAIL  
SIGNAL



FIG. 19H

OUTPUT DATA



22/45

FIG. 20A

INPUT VALID  
SIGNAL



FIG. 20B

INPUT HEAD  
SIGNAL




FIG. 20C

INPUT TAIL  
SIGNAL



FIG. 20D

INPUT DATA




FIG. 20E

OUTPUT VALID  
SIGNAL




FIG. 20F

OUTPUT HEAD  
SIGNAL



FIG. 20G

OUTPUT TAIL  
SIGNAL





FIG. 20H


OUTPUT DATA





24/45

FIG. 22





25/45


FIG. 23

198

BIT	15	14	13	12 .....	0
FUNCTION	RRDY INHIBITION	RDDY INHIBITION CANCELLATION	POWER MODE	NUMBER OF PACKETS	
	204	206	208	210	


26/45

FIG. 24




27/45

FIG. 25



28/45

FIG. 26



29/45

FIG. 27






FIG. 28A




31/45

FIG. 28B



32/45


FIG. 29A






33/45

FIG. 29B




34/45

FIG. 30A




35/45

FIG. 30B




36/45

FIG. 31




37/45

FIG. 32




38/45

FIG. 33



39/45

FIG. 34



40/45

FIG. 35

BIT	15	14	13	12 .....	0
FUNCTION	RRDY INHIBITION	RDDY INHIBITION CANCELLATION	POWER MODE		

304

305


306

308




41/45

FIG. 36A




42/45

FIG. 36B




43/45

FIG. 37



44/45

FIG. 38



45/45

FIG. 39

